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Abstract. Continuous scaling of on-chip wiring structures has brought significant challenges for 
materials and processes beyond the 32 nm technology node in microelectronics. Recently three-
dimensional (3-D) integration with through-silicon-vias (TSVs) has emerged as an effective 
solution to meet the future interconnect requirement. Thermo-mechanical reliability is a key 
concern for the development of TSV structures used in die stacking as 3-D interconnects. This 
paper examines the effect of thermal stresses on interfacial reliability of TSV structures. First, 
the three-dimensional distribution of the thermal stress near the TSV and the wafer surface is 
analyzed. Using a linear superposition method, a semi-analytic solution is developed for a 
simplified structure consisting of a single TSV embedded in a silicon (Si) wafer. The solution is 
verified for relatively thick wafers by comparing to numerical results obtained by finite element 
analysis (FEA). Results from the stress analysis suggest interfacial delamination as a potential 
failure mechanism for the TSV structure. Analytical solutions for various TSV designs are then 
obtained for the steady-state energy release rate as an upper bound for the interfacial fracture 
driving force, while the effect of crack length is evaluated numerically by FEA. Based on these 
results, the effects of TSV designs and via material properties on the interfacial reliability are 
elucidated. Finally, potential failure mechanisms for TSV pop-up due to interfacial fracture are 
discussed.  
Keywords: 3D interconnect, TSV, Thermo-mechanical reliability, FEA, Crack driving force 
INTRODUCTION 
Continuous scaling of microelectronic devices has brought serious challenges to the 
material and process development of on-chip interconnects beyond the 32 nm 
technology node [1]. The 3-D integration presents an effective solution as a system 
approach, which has generated significant interests recently to develop 3-D 
interconnects [2-4]. A critical structural element in the 3-D interconnects is the 
through-silicon via (TSV), which directly connects stacked structures die-to-die. Use 
of TSVs in 3-D integration can effectively improve system performance and reduce 
manufacturing costs [5-7]. 
The TSVs may assume various structural configurations such as fully filled TSV, 
annular TSV, TSV with ‘nail head’, and TSV with buffer layers (Fig. 1). Due to the 
mismatch in the coefficients of thermal expansion (CTEs) of the via materials and Si, 
thermal stresses are ubiquitously induced during processing and thermal cycling of 
TSV structures, which can degrade the performance of stress-sensitive devices around Stress Management for 3D ICs Using Through Silicon ViasAIP Conf. Proc. 1378, 153-167 (2011); doi: 10.1063/1.3615702©   2011 American Institute of Physics 978-0-7354-0938-5/$30.00153
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the TSVs [8, 9] or drive various types of crack growth in 3-D interconnects [9-13] 
such as R- or C-crack on Si substrate, and interfacial crack (Fig. 2).  
 
       
   (a) Fully filled TSV              (b) Annular TS 
 
                    
   (c) TSV with a dielectric layer                  (d) TSV with a nail head 
FIGURE 1. Schematics of through-silicon vias (TSVs) in various structural forms. 
 
 
   
(a) R-Crack (b) C-Crack (c) Interfacial Crack 
FIGURE 2. Schematics of various types of cracks near TSVs 
 
The characteristics of the thermo-mechanical stresses developed in the system play 
a major role in controlling the structural reliability of the 3-D integrated structure.  
Finite element methods have been used to numerically analyze the thermo-mechanical 
stresses, which were found to depend on the materials, processes and structural 
designs of the 3-D integrated structures [9-13]. To assess the thermo-mechanical 
reliability of TSV structures, the driving forces for the growth of both cohesive and 
interfacial cracks were calculated based on the concepts of facture mechanics [12, 13]. 
In addition to these numerical studies, a simple analytical approach based on a two-
dimensional (2-D) model was used to analyze the thermomechanical interactions in 
TSV arrays away from the wafer surface [14]. Here, the 2-D solution does not capture 154
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the 3-D nature of the stress field near the wafer surface around a TSV. On the other 
hand, determination of the stresses near the wafer surface is critical due to the fact that 
the active devices are usually located there. A systematic understanding of the near-
surface thermal stress distribution and its impact on TSV reliability has not been 
established.  
In this paper, a semi-analytic 3-D solution is first developed for the near-surface 
stresses of an isolated TSV embedded in the silicon wafer (Fig. 1a). This compares 
closely with numerical results obtained by finite element analysis (FEA) for TSV 
structures with relatively thick wafers. We then focus on the interfacial reliability of 
TSV, for which an analytical solution is obtained for the steady-state energy release 
rate as an upper bound for the fracture driving force. Based on these results, the effects 
of the TSV designs and materials on interfacial reliability are investigated.  
THREE-DIMENSIONAL STRESS ANALYSIS 
Consider a single TSV embedded in an infinite Si wafer (Fig. 1a). The stress field 
induced by differential thermal expansion in the via and Si is three-dimensional in 
nature. As a prerequisite for the study of stress-related phenomena, we assume in the 
present study that all materials are isotropic and linear elastic. Under the assumption 
of linear elasticity, the stress field in the TSV structure can be obtained by 
superposition of the two problems sketched in Fig. 3. In Problem A, the system is 
subjected to a thermal loading (T) and a uniform stress ( zσ ) on the surfaces of the 
via, where the stress field is homogeneous in the via. The exact solution to Problem A 
in Fig. 3 is identical to the 2-D plane-strain solution to the classical Lame problem 
[15]. The 2-D solution does not satisfy the traction-free boundary condition on the 
surfaces in the original problem (Fig. 1a) because of the presence of the axial stress 
( Azσ ) in the via. To recover the traction-free boundary condition, the normal stress on 
the surface is removed by superimposing Problem B, in which the via is subjected to a 
pressure of the same magnitude ( zp σ= ) at both ends, but no thermal load [16]. The 
stress field due to the surface pressure is typically localized near the ends of the via. 
Thus, the stress distribution from the 2-D solution is an accurate solution far away 
from the TSV ends, especially for high aspect-ratio (height/diameter, fDH / ) TSVs 
embedded in a thick wafer. However, the correction due to Problem B renders a very 
different stress distribution near the wafer surface around the TSV. For a relatively 
thin wafer, the stress in the entire via and its surrounding can be affected and thus 
comes out different from the 2-D solution.  This can impact the near-surface thermal 
stress distribution and the device characteristics surrounding the TSV. 
Problem A can be solved analytically, while an approximate solution to Problem B 
can be obtained semi-analytically. The thermal stress in the via is uniform and tri-axial. 
The detailed solutions can be found in our previous research [17].  155
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(a)  (b)  (c)  
FIGURE 3. Illustration of the method of superposition to obtain the semi-analytical solution for the 
thermal stresses in a TSV structure: (a) the original problem, with a thermal load and traction-free 
surfaces; (b) Problem A, with a thermal load; (c) Problem B, with surface load only. 
 
Figure 4 shows distribution of various stresses in the model structure for the 
negative thermal load, 250−=ΔT ºC. Figure 4a shows that the normal stress zσ  is 
zero on the surface ( 0=z ), as required by the traction-free boundary condition. The 
normal stress is non-uniform in the via and Si near the surface. Unlike the 2-D 
solution, the shear stress ( zrσ ) is not zero near the end of the via (Fig. 4b). In fact, a 
concentration of the shear stress is predicted at the junction between the surface 
( 0=z ) and via/Si interface ( 2/fDr = ), which can contribute to the driving force to 
cause interfacial delamination. The distributions of the radial stress ( rσ ) and the 
circumferential stress ( θσ ) near the end of TSV (Figs. 4c and 4d) are also very 
different from the 2-D solution. Depending on the sign of the thermal mismatch strain, ( ) TmfT Δ−= ααε , the stresses can be either tensile or compressive where the 
subscripts f and m refer to the TSV and Si, respectively. For example, if mf αα > , 
0>Tε  for heating ( 0>ΔT ) and 0<Tε   for cooling ( 0<ΔT ). For the case of cooling, 
the radial stress is tensile along the via/Si interface, which can contribute to the driving 
force for interfacial delamination. The radial stress is also tensile in Si near the 
surface, which may cause circumferential cracking (C-cracks, Fig. 2b) of the Si. 
During heating, the circumferential stress is tensile in Si, which may cause radial 
cracks (R-cracks, Fig.1a) to form in Si. For both heating and cooling, the presence of 
the shear stress ( rzσ ) along the TSV/Si interface can induce interfacial failure by 
delamination. In the present study we focus on interfacial delamination as the critical 
failure mode under both heating and cooling conditions. 
 
   
(a) Axial stress )( zσ     (b) Shear stress )( rzσ  156
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(c) Radial stress )( rσ   (d) Circumferential stress )( θσ  
FIGURE 4. Near-surface stress distributions predicted by the semi-analytical solution for thermal load, 
250−=TΔ ºC. The stress magnitudes are normalized by )1/( vEp T −−= ε . 
 
To verify the semi-analytic solution developed, finite element analysis (FEA) is 
performed using the commercial package, ABAQUS (v6.8). Since the thickness of the 
Si wafer is one of the key design parameters for the TSV structure, the effect of wafer 
thickness on thermal stress distribution is examined by FEA models with two different 
thicknesses. The model structure is shown in Fig. 1a, with the TSV diameter 30=fD  
m and the wafer thickness H=300 m and 60 m. A negative thermal loading 
(cooling), 250−=ΔT ºC, is assumed. The material properties are: 110== mf EE  GPa, 
35.0== mf vv , and 17=fα  ppm/ºC and 3.2=mα  ppm/ ºC. The model is an 
approximation to a Cu TSV in Si, neglecting the elastic mismatch between Cu and Si. 
In practice a thin barrier layer is typically placed between the Cu via and Si, which has 
minimal effects on the stress distribution and is thus ignored here. 
In Figure 5, the results from the FEA are compared with those obtained by the 
semi-analytical solution. First, the axial stress ( zσ ) along the center line of the TSV (r 
= 0) shows a transition from zero stress at the surface (z = 0) to a tensile stress away 
from the surface (Fig. 5a). For the thick wafer ( 10/ =fDH ), the FEA result shows 
excellent agreement with the analytical solution, both approaching the 2-D solution 
(the dashed line) away from the surface. Similarly, the radial stress ( rσ ) at the 
interface approaches a finite value at z = 0 and the 2-D solution far away from the 
surface (Fig. 5b). 
 
   
     (a) zσ at the via center )0( =r  (b) rσ at the TSV/Si interface )2/( fDr =  
FIGURE 5. Effect of wafer thickness on stress distributions ( 30=fD μm, 250−=ΔT ºC). 157
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It is important to recognize the variation of the near-surface stresses in the z-
direction. Since the Raman measurement typically averages over certain depth from 
the surface, the present results with distinct 3D characteristics for the surface stresses 
will have to be taken into account in analyzing the Raman data. In addition, 
channeling cracks may grow at the Si surface near the TSV in either the radial or the 
circumferential direction, depending on the magnitudes and signs of the stresses. 
Understanding the characteristics of the near-surface stresses in Si is essential for the 
determination of a keep-out zone [9, 14] around the TSV to mitigate the impact of 
stresses on device performance. 
THE ANALYSIS OF INTERFACIAL DELAMINATION FOR 
VARIOUS STRUCTURAL DESIGNS AND MATERIALS 
Fully Filled TSV 
The stress analysis in the previous section suggests a potential failure mechanism of 
the TSV structure due to interfacial delamination. Figure 6 depicts two modes of 
interfacial delamination for a fully-filled TSV structure. With a negative thermal load 
( 0<TΔ ), the radial stress along the via/Si interface is tensile (assuming mf αα > ). 
Consequently, the interfacial delamination crack may grow in a mixed mode (peeling 
and shearing). With a positive thermal load ( 0>TΔ ), however, the radial stress is 
compressive which does not contribute to the driving force for delamination. This 
results in an interfacial crack with a pure shearing mode (mode II). In this case, the 
two crack faces are in intimate contact and may be subject to friction. For simplicity, 
we assume a frictionless contact in the present study and develop analytical solutions 
for the steady-state energy release rates of the interfacial crack, under both cooling and 
heating conditions. The analytical solutions are then compared to finite element 
analysis, which is extended to study the effects of crack length and wafer thickness on 
the fracture driving force. 
 
 
(a) Cooling (T < 0) (b) Heating (T > 0) 
FIGURE 6. Schematics of interfacial delamination of TSV under cooling and heating conditions. 
 158
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For a TSV with a relatively high aspect ratio ( fDH / ), the energy release rate for 
interfacial delamination reaches a steady state when the crack length is several times 
greater than the via diameter. Since the energy release rate is usually lower for shorter 
cracks, the steady-state value sets an upper bound for the fracture driving force, which 
may be used as the critical condition for conservative design of reliable TSV 
structures.  
Consider an infinitely long fiber (TSV) in an infinite matrix (Si wafer), with a semi-
infinite, circumferential crack along the interface and subjected to a thermal load TΔ . 
The steady-state energy release rate (ERR) for the interfacial crack growth (per unit 
area) is obtained by comparing the elastic strain energy far ahead of the crack front 
and that far behind the crack front. While the stress field near the crack front is 
complicated with singularity and 3D distribution, it translates in a steady state as the 
crack front advances. Far ahead of the crack front, the stress field can be obtained 
analytically by solving the 2D plane-strain problem (Problem A in Fig. 3). Far behind 
the crack front, since the TSV is debonded from Si, the stress is relaxed in both the via 
and Si. For the case of cooling ( 0<TΔ ), the stress is zero in both TSV and Si. For 
heating ( 0>TΔ ), however, the contact between the crack faces induces a stress field 
similar to Problem A, but the axial stress ( zσ ) in the via is zero under the assumption 
of frictionless contact. If the elastic mismatch is neglected (i.e., 0=α
 
and 
ννν == mf ), the steady state energy release rate can be expressed in a simple form: 
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Under heating with T > 0, due to the contact of the crack faces (Fig. 6b), the stress 
state in the TSV far behind the crack front is equibiaxial. As a result, the steady state 
ERR under heating can be obtained by neglecting the elastic mismatch, namely 
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To verify the steady state ERR solution, a FEA model of the TSV structure is 
constructed, and the energy release rates are calculated by the method of J-integral. As 
expected, the energy release rate increases with the crack length and approaches the 
steady-state solution when the crack length is about 2-3 times the via diameter (Fig. 
7).  
Several interesting results can be deduced based on the analytical solutions for the 
steady-state energy release rates. First, the steady-state ERR for interfacial 
delamination is linearly proportional to the TSV diameter, which may set an upper 
bound for the via diameter in order to avoid delamination. Second, the ERR is 
proportional to the square of the thermal mismatch strain, ( ) TmfT Δ−= ααε . Thus the 
delamination driving force can be reduced by either using TSV materials with smaller 159
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thermal expansion mismatch ( mf αα − ) and/or by reducing the thermal loads ( TΔ ). 
Third, the energy release rate for interfacial delamination increases with the elastic 
modulus of the TSV material, however, the effect is less important than the effect of 
the thermal expansion mismatch. Finally, a comparison between Eq. (1) and (2) 
indicates that, with the same thermal load TΔ , the driving force for interfacial 
delamination under cooling is about twice that under heating, a result that can be 
attributed to the presence of a tensile radial stress ( rσ ) across the interface (opening 
mode) for the case of cooling.  
 
 
FIGURE 7. Effect of crack length on the energy release rate for interfacial delamination of TSVs 
(H = 300 m and 250−=TΔ ºC). 
 
Several metals including aluminum (Al), nickel (Ni), and tungsten (W) have been 
considered to replace Cu as alternative materials for TSVs. The effect of materials on 
interfacial fracture driving force for the fully filled TSVs is evaluated using the 
thermo-mechanical properties listed in Table I. 
 
TABLE 1. Thermomechanical properties of the TSV materials used in the present study. 
Material CTE (ppm/oC) Young’s Modulus (GPa) Poisson’s ratio (v) 
Si 2.3 130 0.28 
Cu 17 110 0.35 
Al 20 70 0.35 
Ni 13 207 0.31 
W 4.4 400 0.28 
BCB 40 3.0 0.34 
 
The steady-state energy release rates, Gss, for the four TSV materials are compared 
in Fig. 8 under both cooling ( 250−=ΔT ºC) and heating ( 250=TΔ ºC) conditions, for 
the same TSV diameter of 30 microns. Compared to Cu, Al has a lower Young’s 
modulus but a larger mismatch in CTE with Si. This results in a driving force for 
interfacial delamination higher for Al under the same thermal load. In contrast, Ni has 
a higher Young’s modulus than Cu but a lower thermal mismatch, resulting in a lower 
driving force for delamination. Despite the highest Young’s modulus, W has a very 160
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small CTE mismatch with Si, and thus the delamination driving force is significantly 
lower than that for the Cu TSV. This renders W a particular attractive metal for TSV 
applications from the interfacial reliability perspective. 
 
 
FIGURE 8. Comparison of the steady-state energy release rates for interfacial delamination in TSV 
structures of different materials, under the same thermal load for cooling and heating ( 30=fD m). 
 
To evaluate the material effect on the TSV reliability, other factors have to be 
considered in addition to the fracture driving force. These include the processing 
temperature for the specific metal, the TSV diameter and the interfacial adhesion 
energy. Since different TSV materials may require processes with different thermal 
loads, this can affect the delamination driving force, which is proportional to the 
square of the thermal mismatch strain. Among the four metals considered here, the 
CVD process for W deposition has the highest temperature at around 400ȋC, and thus 
the highest thermal load. This has to be balanced by the use of relatively small 
diameters for the W TSV. For each material, the ERR has to be compared with the 
interfacial adhesion energy, i.e., ( ) Γ=caG , to determine a critical crack length ( ca ), 
beyond which the delamination crack grows unstably. The interfacial adhesion varies 
with the TSV material and can be enhanced by using thin adhesive barrier layers 
between the TSV and Si [18]. In addition, plastic deformation of the TSV metals has 
not been considered in the present study. Plastic yielding could partly relax the 
thermal stress in the via and the Si, thus reducing the fracture driving force. Moreover, 
the energy dissipation during plastic deformation could contribute to the overall 
fracture energy [19]. Therefore, the interfacial reliability may be improved by 
plasticity in the via. However, plastic deformation is irrecoverable and could lead to 
other reliability issues such as dislocations, stress voiding and fatigue. Further studies 
are required to understand the effect of plasticity on thermo-mechanical reliability of 
TSVs. 
Annular TSV 
The annular TSV structure (Fig. 1b) is an attractive solution to reduce the impact of 
the thermal mismatch on interfacial reliability by means of reducing the metal volume. 161
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With a traction-free boundary condition on the inner surface of the annular TSV, the 
stress distribution in the via becomes non-uniform, different from that in a fully filled 
circular TSV. The effect of the diameter ratio of the annular TSV ( fi DD /=η ) on the 
steady-state energy release rate is shown in Figure 9 for Al, Cu, Ni, and W TSVs with 
the same outer diameter ( m30=fD ) and the same thermal loading ( 250−=ΔT  ºC), 
where iD  represents the inner diameter of the annular TSV, and fi DD /=η is the 
diameter ratio. 
 
 
FIGURE 9. Effect of TSV materials for annular TSV on ERR ( CTmD of 250,30 −=Δ= μ ) 
 
Clearly, the driving force for interfacial fracture decreases with increasing diameter 
ratio (η ), suggesting improved interfacial reliability for the annular TSVs relative to 
the fully filled circular TSVs ( 0=η ) under the same thermal loading. A similar result 
can be obtained for the steady-state energy release rate under heating condition 
( 0>ΔT ), which is typically lower than that under cooling. 
TSV with dielectric buffer layers 
The study so far has considered a simplified structure with a single TSV embedded 
in Si. In practice, a thin barrier layer and/or a dielectric buffer layer may be needed 
between the TSV and Si. For example, to fabricate Cu TSVs, a dielectric or a nitride 
barrier layer is typically deposited on the via sidewall before Cu electroplating. The 
dielectric layer, which is often made of silicon dioxide with 1~2 m thickness, 
provides a barrier for the silicon substrate against Cu diffusion. Similar to the Cu 
damascene interconnects, the barrier layer is usually made of metallic materials such 
as Ti, Ta, and their respective nitrides, TiN and TaN, with a thickness less than 0.1 m 
[20-22]. FEA was performed and found that the relatively thin barrier layer has little 
effect on the thermal stresses and the interfacial fracture driving force, but it may play 
an important role by enhancing the interfacial adhesion [23]. With a thicker dielectric 
buffer layer it could serve as a stress buffer to reduce the thermal expansion mismatch 
between the TSV and Si, thus reducing the thermal stress and the fracture driving 
force. For this purpose, polymeric materials such as Parylene and BCB 162
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(Benzocyclobutene) have been used to replace the oxide layer [24, 25]. By using a 2~5 
m thick polymer buffer layer, the thermal stress in the TSV structure can be 
considerably reduced [13] while its electrical performance can be improved by 
reducing the capacitive coupling [25].  
As an example, we consider a Cu-TSV of 30 m diameter with a 5 m BCB buffer 
layer (Fig. 1c). Figure 10 plots the steady-state energy release rates versus the crack 
length for delamination along the two interfaces, in comparison to the Cu/Si interface 
without the buffer layer. The energy release rates for all four interfaces considered are 
consistently lower than the Cu/Si interface of fully filled TSV (19 J/m2).  
 
 
FIGURE 10. Effect of dielectric layer thickness and material property on Gss, where filled symbol 
represents Gss at the first interface and unfilled symbol is for Gss at the second interface. The dash line 
represents the ERR for the Cu/Si interface in a fully filled TSV. ( CTmD of 250,30 −=Δ= μ ). 
 
Whether these levels of driving forces in Fig. 10 are sufficient to cause 
delamination depends on the adhesion strength of the particular interfaces. For 
example, previous measurements of adhesion on flat films [26] have reported 12.2 
J/m2 for the Cu/BCB interface and over 24 J/m2 for the Si/BCB interface. Therefore, 
the Cu/BCB interface is deemed more vulnerable to delamination than the Si/BCB 
interface in the TSV configuration.  
TSV with a Nail Head 
In practice, a hard mask for etching Cu TSVs in silicon substrate often results in a 
ledge or overhang called ‘nail head’ over the TSV (Fig. 1d). Or the nail head could be 
allocated to facilitate connection to the upper die on purpose. The presence of the nail 
head changes the boundary conditions at the crossing point of Cu/Si/Nail head and 
interfacial end of Si/Nail head, which in turn affects the stress distribution around both 
the TSV and Si. In particular, under negative thermal loading ( CT o250−=Δ ), the 
concentration of the shear stress along the TSV/Si and nail head/Si is increased due to 
the constraint exerted by the nail head. In addition, the opening stress at the end of the 
nail head/Si interface possesses singularity. As a result, the concentration of stresses 
contributes to interfacial failures. Before discussing further about interfacial failure, 163
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the steady-state energy release rate for the TSV structure with nail head under a 
cooling condition was calculated. For the analytic inducement, the dimensions of 
thickness and diameter for nail head simply were assumed sufficiently large. The 
relevance of the assumption was verified by the comparison with FEA. The radial and 
circumferential stresses far behind the crack tip are zero, while the out-of plane stress 
exists due to the constraint by the nail head.  
For the effect of nail head on energy release rate, we compared ERR between fully 
filled TSV ( m30=fD ) and TSV with a nail head ( fn DH 5.0= ) under cooling 
( 250−=TΔ ºC). Cooling condition contributes to failure of only the vertical surface, 
so that we varied vertical crack length ( 1c ) with zero horizontal crack ( 02 =c ). As 
crack propagates along the vertical interface, the ERR approaches the steady-state 
solution. The steady-state ERR for TSV with a nail head drops about 30% due to the 
constraint effect of the nail head (Fig. 11). In conclusion, the nail head can be helpful 
to improve the TSV reliability. 
 
 
FIGURE 11. Comparison of steady-state ERRs between a fully filled TSV and a TSV with nail head 
( 0,5.0m,30 2 === cDHD fnf , and 250−=ΔT ºC). 
THE DISCUSSION ON TSV POP-UP 
TSV pop-up describes a phenomenon of TSV lifting off from the surrounding 
matrix as schematically depicted in Fig. 12. The interface between the nail head and Si 
is subjected to shearing near the edge of the nail head, which may cause delamination 
at that location. Therefore, analysis of the interfacial reliability of TSVs with nail head 
should consider both interfaces, vertical and horizontal. If both interfaces fail during 
thermal cycling, TSV can be extruded from the Si substrate. Here, we will describe 
two scenarios for thermal processing to cause TSV pop-up. 
First, by comparing the energy release rates under cooling and heating, we observe 
that the interface is more prone to delamination under cooling than under heating.  
During cooling, a vertical crack ( 1c ) initiated at the TSV/Si interface can reach a 
stationary crack through repeated thermal cycles. Then, during the ensuing heating 164
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cycling, a horizontal crack ( 2c ) can be generated at the Si/nail head interface from 
inside toward the outside of the nail head (Fig. 12a). Finally, the delamination at both 
interfaces can bring about TSV pop-up.  Alternately, after vertical crack failure, 
horizontal crack could start from outside toward the inside of the nail head. However, 
the ERR for this failure mode is relatively small, i.e. below 2J/m1 . Thus, we rule out 
this possibility from consideration. 
Another possibility for TSV pop-up comes from the concentration of opening and 
shearing stress under cooling (Fig. 12b). The driving force can cause initial crack 
growth at the free end of the nail head/Si interface, followed by the interfacial crack 
expanding inward due to the positive opening stress. Then, after fully debonded at the 
nail head/Si interface, a vertical crack propagates along the TSV/Si interface under an 
ERR corresponding to that of the fully filled TSV.  
 
 
(i) Cooling (ii) Heating (iii) TSV pop-up (Heating) 
(a) A first scenario for TSV pop-up 
 
 
(i) Cooling (ii) Cooling (iii) TSV pop-up (Heating) 
(b) A second scenario for TSV pop-up 
FIGURE 12. Two scenarios for TSV pop-up 
 
CONCLUSIONS 
In the present study, the thermo-mechanical reliability in a TSV structure is 
investigated by a semi-analytical approach and FEA calculations. The stress 
characteristics are inherently 3D in nature with the near-surface stress distributions 
distinctly different from the analytical solution based on a simple 2D model. The 
energy release rate for interfacial delamination of TSV is evaluated under both cooling 
and heating conditions, using an analytical solution for a steady-state crack growth and 
numerical solutions by FEA models. Based on these results, the effects of TSV 165
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designs and via material properties on the interfacial reliability are elucidated. Finally, 
several mechanisms for TSV pop-up are discussed. Together, the potential of materials 
and structure optimization for improving TSV reliability is envisaged as the key for 
the development of 3D interconnects.  
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